Ronald Sullivan

US Patent:

61916269, Feb 20, 2001

Filed:

Aug 2, 1999

Appl. No.:

9/365010

Inventors:

Daniel G. Prysby - Elk Grove Village IL
Brett Walter Chaveriat - Arlington Heights IL
Ronald Joseph Sullivan - Huntley IL
Ron Rotstein - Buffalo Grove IL

Assignee:

Texas Instruments Incorporated - Dallas TX

International Classification:

H03L 700

US Classification:

327143

Abstract:

A method and apparatus for compensating for input threshold variations in input buffers is provided. The method and apparatus compensate for input threshold variations by applying a bias voltage on a known capacitance of an RC calibration circuit using, for example, a pulse width modulator. The bias voltage helps ensure that the time to charge the known capacitance from the bias voltage to the input threshold voltage of the input buffer is independent of the threshold voltage. The bias voltage is chosen using an iterative process in which the time to charge from the bias voltage to the threshold voltage is compared with a reference time. The bias voltage is adjusted based on the comparison.

US Patent:

58322779, Nov 3, 1998

Filed:

Mar 8, 1996

Appl. No.:

8/613084

Inventors:

Ronald J. Sullivan - Elgin IL
Brett W. Chaveriat - Arlington Heights IL
Robert C. Suffern - Chicago IL
Khodor S. Elnashar - Dallas TX

Assignee:

3 Com Corporation - Skokie IL

International Classification:

G06F 1300

US Classification:

395729

Abstract:

A processor on an add-on card that arbitrates demand on a memory unit on the add-on card. The processor and memory unit are used for the underlying functionality of the add-on card. The processor determines an appropriate time to allow interface operations to the memory unit when the memory unit is not already being accessed for the underlying functionality of the card. By using the processor and memory unit on the add-on card for interface operations to the host computer, the add-on interface circuitry on the add-on card can be minimized and simplified.

US Patent:

58838090, Mar 16, 1999

Filed:

Jul 26, 1996

Appl. No.:

8/688818

Inventors:

Ronald Joseph Sullivan - Elgin IL
Michael John Zroka - Marengo IL

Assignee:

3 Com Corporation - Santa Clara CA

International Classification:

G06F 1700

US Classification:

364489

Abstract:

A behavioral language-based methodology for the verification and testing of digital circuit designs. An automated or interactive simulation verification system can be used in accordance with the methodology to verify a digital circuit on inexpensive, simple digital circuit simulators, using behavioral languages, and achieve certain performance features found only on more costly, complex simulators.

US Patent:

62018175, Mar 13, 2001

Filed:

May 28, 1998

Appl. No.:

9/086390

Inventors:

Ronald Sullivan - Elgin IL

Assignee:

3Com Corporation - Santa Clara CA

International Classification:

H04Q 300

US Classification:

370463

Abstract:

A system linking a serial interface with a processor that is parallel in nature is described. A system memory having a receive buffer stores data from a UART destined for processing by a central processing unit. A control state machine interrupts the central processing unit to initiate processing of the data in the receive buffer when the receive buffer reaches a certain state, such as storing a full frame of data. Command characters indicative of control conditions in the data stream are detected by discrete hardware in a receive command processor, and the memory address in the receive buffer is forwarded to the central processing unit. The resulting system substantially improves the speed and efficiency of the transfer of data between the UART and the central processing unit.