David W Rowe

US Patent:

6744325, Jun 1, 2004

Filed:

Apr 3, 2002

Appl. No.:

10/115400

Inventors:

David A. Rowe - Torrance CA

Assignee:

Sierra Monolithics, Inc. - Redondo Beach CA

International Classification:

H03B 2700

US Classification:

331 57, 331117 R, 331 56, 331 45, 331177 R, 331135, 375376

Abstract:

A quadrature ring oscillator for high clock-rate applications is disclosed. A quadrature LC ring oscillator may use two stages of LC oscillators and variable mixers to provide consistent oscillation even at high clock rates. One stage of the quadrature ring oscillator comprises a first resonating element having an input and an output, and a first variable summer having L and P inputs and an output, with its L input being connected to the output of the first resonating element. The output of the first variable summer is connected to the input of the first resonating element The first variable summer may generate its output at a first phase by combining the L and P inputs. A second stage of the LC ring oscillator comprises a second resonating element, which has an input and an output, with its output being connected to the P input of the first variable summer. An inverter is used to produce an inverted signal of the output of the first resonating element. This stage also comprises a second variable summer having L and P inputs and an output, with its output connected to the input of the second resonating element.

US Patent:

7155193, Dec 26, 2006

Filed:

Mar 22, 2004

Appl. No.:

10/806682

Inventors:

David A. Rowe - Torrance CA, US
Craig A. Hornbuckle - Torrance CA, US
Matthew D Pope - Rancho Palos Verdes CA, US

Assignee:

Sierra Monolithics, Inc. - Redondo Beach CA

International Classification:

H04B 1/38

US Classification:

455296, 4551142, 455266, 455295, 455306, 455307

Abstract:

A multi-channel filtering system for use with a transceiver includes a front-end multi-pole, multi-throw switch, a back-end multi-pole, multi-throw switch, and a plurality of filters. The front-end switch includes a receive pole, a transmit pole, and a plurality of switch throws. The back-end switch also includes a receive pole, a transmit pole, and a plurality of switch throws. Each of the plurality of filters has first and second ports, each first port coupled to one of the switch throws of the front-end switch, and each second port coupled to one of the switch throws of the back-end switch. Using this configuration, filters of differing bandwidths can be switched in during signal reception and/or transmission, thereby tailoring the communication rate to the particular conditions.

US Patent:

7231189, Jun 12, 2007

Filed:

Nov 9, 2006

Appl. No.:

11/594914

Inventors:

David A. Rowe - Torrance CA, US
Craig A. Hornbuckle - Torrance CA, US
Matthew D. Pope - Rancho Palos Verdes CA, US

Assignee:

Sierra Monolithics, Inc. - Redondo Beach CA

International Classification:

H04B 15/00
H04B 1/44
H04B 1/00

US Classification:

455 78, 455 633, 455306, 455307

Abstract:

A communication system includes a front-end multi-throw switch, a back-end multi-throw switch, multiple filters and a switch controller. The front-end multi-throw switch includes front-end throws and a front-end pole. The front-end pole is coupled to a receive channel or a transmit channel. The front-end pole is switchably coupled to one of the front-end throws. The back-end multi-throw switch includes back-end throws and a back-end pole. Each of the back-end throws is associated with a corresponding one of the front-end throws. The back-end pole is coupled to the receive channel or the transmit channel. The back-end pole is switchably coupled to one of the back-end throws. The one of the back-end throws corresponds to the one of the front-end throws. The filters are interposed between the front-end multi-throw switch and the back-end multi-throw switch. Each of the filters has a first port coupled to one of the front-end throws and a second port coupled to one of the back-end throws.

US Patent:

7286572, Oct 23, 2007

Filed:

Jan 10, 2003

Appl. No.:

10/338972

Inventors:

Craig A. Hornbuckle - Torrance CA, US
David A. Rowe - Torrance CA, US
Samuel A. Steidl - Torrance CA, US
Inho Kim - Palo Alto CA, US

Assignee:

Sierra Monolithics, Inc. - Redondo Beach CA

International Classification:

H04J 3/02

US Classification:

370537, 370907

Abstract:

An integrated circuit includes a serdes framer interface (SFI) circuit for receiving a first set of data channels and a reference channel, generating first logic levels for the first set of data channels, and realigning the first set of data channels relative to a reference channel. The integrated circuit further includes a multiplexing circuit for receiving a second set of data channels and for merging the second set of data channels into one or more data channels. The second set of data channels is generated based on the first set of data channels. A data rate of the one or more data channels is higher than a data rate of the second set of data channels.

US Patent:

7620373, Nov 17, 2009

Filed:

Oct 30, 2006

Appl. No.:

11/590278

Inventors:

Jean-Pierre Joseph Cole - Tracy CA, US
David A. Rowe - Torrance CA, US
Craig A. Hornbuckle - Torrance CA, US

Assignee:

Sierra Monolithics, Inc. - Redondo Beach CA

International Classification:

H04B 1/38
H04Q 7/20

US Classification:

455 73, 4551143, 455126, 455296, 375296

Abstract:

A radio frequency transceiver for off-line transmit and receive calibrations includes: a transmit pre-distortion module configured to receive a transmit calibration signal during a transmit calibration mode, a transmit communication signal during a transmit communication operation mode, and one or more transmit calibration adjustment signals; a transmit channel frequency converter; and a transmit calibration module configured to provide the one or more transmit calibration adjustment signals and the transmit calibration signal to the transmit pre-distortion module. It may also include a receive channel frequency converter; a receive pre-distortion module configured to receive a receive calibration signal during the receive calibration mode, a receive communication signal during a receive communication operation mode, and one or more receive calibration adjustment signals; and a receive calibration module configured to provide the one or more receive calibration adjustment signals to the receive pre-distortion module and a receive calibration signal to the transmit pre-distortion module.

US Patent:

7826542, Nov 2, 2010

Filed:

Dec 26, 2006

Appl. No.:

11/644949

Inventors:

David A. Rowe - Torrance CA, US

Assignee:

Semtech Corporation - Camarillo CA

International Classification:

H04K 1/10
H04B 1/10

US Classification:

375260, 375350

Abstract:

A channelization filter communication system comprises: a channelization filtering system, a calibration unit, amplifiers, communication channel frequency converters and a baseband processor. The channelization filtering system includes a selector input configured to receive a communication channel filter selector signal and selectable communication channel filter elements. The selectable communication channel filter elements include one or more resistors formed of a first resistor type and one or more capacitors formed of a first capacitor type. The calibration unit includes a calibration signal generator configured to provide a calibration signal and a frequency measurement unit. The calibration signal generator includes one or more resistors formed of the same first resistor type and one or more capacitors formed of the same first capacitor type. The frequency measurement unit includes a first input configured to receive the calibration signal and an output configured to provide information representing the frequency of the calibration signal.

US Patent:

7848367, Dec 7, 2010

Filed:

Aug 30, 2007

Appl. No.:

11/896162

Inventors:

Craig A. Hornbuckle - Torrance CA, US
David A. Rowe - Torrance CA, US
Samuel A. Steidl - Torrance CA, US
Inho Kim - Palo Alto CA, US

Assignee:

Sierra Monolithics, Inc. - Redondo Beach CA

International Classification:

H04J 3/02

US Classification:

370537, 370907

Abstract:

High-speed, high-performance, low-power transponders, serializers and deserializers are disclosed. A serializer may include a serdes framer interface (SFI) circuit, a clock multiplier unit, and a multiplexing circuit. A deserializer may include an input receiver circuit for receiving and adjusting an input data signal, a clock and data recovery circuit (CDR) for recovering clock and data signals, a demultiplexing circuit for splitting one or more data channels into a higher number of data channels, and a serdes framer interface (SFI) circuit for generating a reference channel and generating output data channels to be sent to a framer. The input receiver circuit may include a limiting amplifier. Each of the serializer and deserializer may further include a pseudo random pattern generator and error checker unit. The serializer and deserializer each may be integrated into its respective semiconductor chip or both may be integrated into a single semiconductor chip.

US Patent:

7907916, Mar 15, 2011

Filed:

Oct 7, 2009

Appl. No.:

12/575457

Inventors:

Jean-Pierre Joseph Cole - Tracy CA, US
David A. Rowe - Torrance CA, US
Craig A. Hornbuckle - Torrance CA, US

Assignee:

Sierra Monolithics, Inc. - Redondo Beach CA

International Classification:

H04B 1/38
H04K 3/00

US Classification:

455 73, 4551141, 455310, 375296

Abstract:

An example of a radio frequency (RF) receiver system for communication may include a receive channel frequency converter configured to provide a second receive calibration signal during a receive calibration mode based on a first receive calibration signal and a receive reference signal. The system may include a receive pre-distortion module coupled to the receive channel frequency converter. The receive pre-distortion module may be configured to provide a fourth receive calibration signal during the receive calibration mode based on a third receive calibration signal and one or more receive calibration adjustment signals. The one or more receive calibration adjustment signals may comprise an offset parameter associated with DC offset and an imbalance parameter associated with at least one of gain and phase imbalances.