Donald I Kirkpatrick

US Patent:

6744833, Jun 1, 2004

Filed:

Jul 20, 1999

Appl. No.:

09/357649

Inventors:

Donald C. Kirkpatrick - Beaverton OR

Assignee:

TUT. Systems, Inc. - Pleasanton CA

International Classification:

H04L 700

US Classification:

375354, 375372, 711155

Abstract:

An apparatus for resynchronizing data between two modules sharing a common clock where the common clock is delayed at the second module has means for storing multiple copies of the data in the first module in a recirculating manner using a Johnson counter to cycle through storage locations. A multiplexer in the second module has the copies from the first module as inputs and selects in response to a select signal generated from the delayed version of the common clock and an enable signal from the Johnson counter synchronizing each of the copies in turn such that the copy selected has just not been written or is just not about to be written to assure that the data is in a stable state.

US Patent:

7227349, Jun 5, 2007

Filed:

Dec 10, 2002

Appl. No.:

10/316548

Inventors:

Donald C. Kirkpatrick - Beaverton OR, US

Assignee:

Tektronix, Inc. - Beaverton OR

International Classification:

G01R 13/20

US Classification:

3241581, 324121 R, 324 731

Abstract:

A method and apparatus enabling the analog and digital triggering of a signal analysis device such as a Logic Analyzer, wherein separate analog and digital signal paths provide separate analog and digital processing of an input test signal for enabling the triggering of a signal analysis device upon analog and digital signal conditions.

US Patent:

7272528, Sep 18, 2007

Filed:

Sep 23, 2002

Appl. No.:

10/253621

Inventors:

David A. Holaday - Cornelius OR, US
Gary K. Richmond - Beaverton OR, US
Donald C. Kirkpatrick - Beaverton OR, US

Assignee:

Tektronix, Inc. - Beaverton OR

International Classification:

G06F 11/30
G06F 11/00

US Classification:

702118, 734321, 738659, 324 731, 324500, 324527, 324555, 702108, 702117, 702119, 702123, 714 25, 714 37, 714 39

Abstract:

A test and measurement instrument such as a Logic Analyzer, or the like, has at least one Reloadable Word Recognizer whose reference value can be loaded by a trigger machine with a current acquired data sample while data is being acquired. In a second embodiment useful for performing memory testing, the reloadable word recognizer is used in cooperation with two conventional word recognizers. In a third embodiment, a delay unit is employed to provide delayed input data words as reference words. In a fourth embodiment, an offset register and adder are used to modify the input data words before storing them. A fifth embodiment provides for substantially immediate use of base addresses of relocatable subroutines and stack-based variables recovered from a data stream acquired from a system under test.

US Patent:

8468439, Jun 18, 2013

Filed:

Jun 2, 2011

Appl. No.:

13/134325

Inventors:

Donald C. Kirkpatrick - Beaverton OR, US

Assignee:

Nexus Technology, Inc. - Nashua NH

International Classification:

H03M 13/00
H03M 13/03
G11C 29/00
G06F 11/00

US Classification:

714807, 714758, 714766, 714776, 714794, 714799, 714800

Abstract:

Apparatus and methods for generating checksums may process two or more segments of a message in parallel, and may be used with a communications channel having time slots. An apparatus may include a cumulative checksum generator to generate a cumulative checksum for a message, a partial checksum generator to generate one or more partial checksums from one or more respective message segments, and a speculative checksum generator to generate a speculative checksum for each of one or more time slots. In one aspect, a partial checksum corresponding with an initial segment of the message may be generated from at least an initialization vector. A speculative checksum selector may select a first speculative checksum for use in determining whether the message was transmitted without error. The generating of partial and speculative checksums results in a maximally pipe-lined architecture with speed limited only by a minimal cumulative CRC calculation that is fundamentally unavoidable.

US Patent:

60410434, Mar 21, 2000

Filed:

Oct 25, 1996

Appl. No.:

8/736074

Inventors:

Claude Denton - Portland OR
Donald C. Kirkpatrick - Beaverton OR
Samuel J. Peters - Beaverton OR

Assignee:

Tektronix, Inc. - Wilsonville OR

International Classification:

H04L 1256

US Classification:

370254

Abstract:

A SONET path/ATM physical layer transmit/receive processor ASIC for OC-48 makes use of a 32-bit wide interface between a source/destination and the rest of the processor. Adjacent the interface is an ATM cell processor, and between the ATM cell processor and a transmission medium is a SONET payload processor. Selectors are located between the transmission medium and the SONET payload processor, the SONET payload processor and the ATM cell processor, and the ATM cell SONET path/ATM physical layer path, an ATM physical layer path or a fast FIFO buffer path according to the configuration of the selectors determined by user commands from a command logic circuit coupled to each of the interface, ATM cell processor and the SONET payload processor.

US Patent:

55262864, Jun 11, 1996

Filed:

Feb 16, 1994

Appl. No.:

8/197421

Inventors:

Tim E. Sauerwein - Portland OR
Craig L. Overhage - Beaverton OR
Donald C. Kirkpatrick - Beaverton OR

Assignee:

Tektronix, Inc. - Wilsonville OR

International Classification:

G01R 313177

US Classification:

364550

Abstract:

A logic analyzer acquires all data and clock signal inputs asynchronously at high speed using a digital FISO (10) to produce a plurality of parallel high-speed data samples within each cycle of an internal system clock (95). The plurality of parallel high-speed data samples describe the sequential behavior of one of the input signals during one period of the internal system clock. One of the plurality of parallel high-speed data samples is then selected to be the single data sample that is stored in the acquisition memory (80) for that clock cycle. The selection process includes a skew adjustment (20), clock edge detection and selection (50), aligning the sample associated with the detected and selected clock edge to a reference location (60), and selecting (70) as the single sample to be stored a sample having a relationship to the reference location that is determined by setup and hold adjustment data. The transitions detected are enabled (102) and ORed (108) to produce a setup and hold violation signal only if they are within the interval established by a set of setup and hold window mask signals.

US Patent:

47408910, Apr 26, 1988

Filed:

May 6, 1985

Appl. No.:

6/730920

Inventors:

Donald C. Kirkpatrick - Beaverton OR

Assignee:

Tektronix, Inc. - Beaverton OR

International Classification:

G06F 900

US Classification:

364200

Abstract:

An asychronous state machine waits a variable length of time after first detecting a change in input state before initiating a machine state change, the new machine state being a function of the previous machine state and the input state at the end of the waiting time, thereby allowing multiple, non-simultaneous input changes to occur during said waiting time without initiating intermediate state changes. The waiting time is a function of the current state of the machine. One state variable of a set characterizing the current state of the machine indicates whether the current state is an interim state in a sequence of states occurring after an input state change. Following a machine state change, this sequencing state variable initiates a subsequent state change, in the absence of any further input state changes, when the sequencing state variable associated with the current machine state indicates that the current machine state is such an interim state of a sequence of states.

US Patent:

47529288, Jun 21, 1988

Filed:

May 6, 1985

Appl. No.:

6/730418

Inventors:

David D. Chapman - Portland OR
Donald C. Kirkpatrick - Beaverton OR

Assignee:

Tektronix, Inc. - Beaverton OR

International Classification:

G06F 1100

US Classification:

371 20

Abstract:

A transaction analyzer, for use in conjunction with a data acquisition system having a probe for accessing binary data, i. e. address and control signals appearing at the terminals of an operating microprocessor, determines the type of processor transaction occurring based on sequences of state changes occurring on a selected set of the control signals so accessed. The transaction analyzer then generates a binary number representing the transaction type which may be acquired by the acquisition system in conjunction with the data accessed by the probe. The transaction analyzer, which uses an asychronous state machine, also generates control signals used by the acquisition system to clock data storage along with a signal to control the direction of flow of data signals between the processor and the acquisition system. The transaction analyzer is programmable such that it may be used with a variety of different types of microprocessors which may be accessed by the probe, even though such microprocessors may generate differing control line state change patterns during processor transactions and even though transaction types may vary from processor to processor.