Edward G Ryba

US Patent:

54209978, May 30, 1995

Filed:

Jan 2, 1992

Appl. No.:

7/816111

Inventors:

Gary A. Browning - Boulder Creek CA
Allan J. Zmyslowski - Sunnyvale CA
Edward G. Ryba - Milpitas CA

International Classification:

G06F 1206

US Classification:

395425

Abstract:

A random access memory (RAM) complex that can concurrently read and write to different addresses. The memory complex includes two RAMs, each having an address selector, includes a data out multiplexer for selecting outputs from one of the RAM's. A tag array stores an array of tag, one for each address in the RAM's. The tag marks which one of the two RAM's has the valid data for the corresponding read address. During a concurrent read and write cycle, the tag selects the read address for one RAM, selects the write address for the other RAM and a staged copy of the tag controls the multiplexer to select data from the correct RAM for the data out.

US Patent:

55749364, Nov 12, 1996

Filed:

Jan 25, 1995

Appl. No.:

8/378082

Inventors:

Edward G. Ryba - Milpitas CA
Peter H. Lipman - Cupertino CA
Jefferson J. Connell - Cupertino CA
David Weiss - Palo Alto CA

Assignee:

Amdahl Corporation - Sunnyvale CA

International Classification:

G06F 1200

US Classification:

395800

Abstract:

An access control apparatus in a computer system for controlling access to an ALB. A host ALBID register and a guest ALBID register is provided for storing a host and a guest ALB identifier (ALBID) and a host and a guest ALBID validity indicator. Control State Software generates and stores the host and guest ALBIDs in the host and guest ALBID registers and marks valid the host and guest ALBID validity indicator whenever a host or guest mode is initiated or a logical purge is requested by a logical processor and for storing the host or guest ALBID stored in the host and guest ALBID registers when an ALB entry is made in the ALB by a logical processor. Access to an ALB entry by a logical processor is permitted when the logical processor is in the host mode if the ALBID in the ALB entry matches the host ALBID stored and the valid indicator is marked valid in the host ALBID register and when the logical processor is in the guest mode if the ALBID in the ALB entry matches the guest ALBID stored and the valid indicator is marked valid in the guest ALBID register. A host logical purge is accomplished by marking invalid the host and guest validity indicators in the host and guest ALBID registers. A guest Logical purge is accomplished by marking invalid the guest validity indicator in the guest ALBID register.

US Patent:

52805921, Jan 18, 1994

Filed:

Jan 3, 1992

Appl. No.:

7/816801

Inventors:

Edward G. Ryba - Milpitas CA
Theodore C. Bernard - San Jose CA

Assignee:

Amdahl Corporation - Sunnyvale CA

International Classification:

G06F 938

US Classification:

395375

Abstract:

A pipeline interlock mechanism which insures the logical integrity of architected control quantities when used to access Domain Storage from Control State. A hardware Domain Interlock (DOMI) is provided to detect the start of execution in Control State of any instruction which modifies architected controls governing the access of Domain storage, and which insures that any subsequent potential access to Domain storage remains interlocked in the D-cycle until the modified controls become valid.