Search

Kiran V Thadani

age ~43

from Sunnyvale, CA

Also known as:
  • Kiran Vijay Thadani
  • Kiran Vijay Thadani Revocable
Phone and address:
1065 Rockefeller Dr, Sunnyvale, CA 94087

Kiran Thadani Phones & Addresses

  • 1065 Rockefeller Dr, Sunnyvale, CA 94087
  • Santa Clara, CA
  • Atlanta, GA
  • Ithaca, NY
  • Marietta, GA
  • 1198 Kent Ave, Sunnyvale, CA 94087

Work

  • Company:
    Apple
    Feb 2015
  • Position:
    Process engineer and data scientist

Education

  • School / High School:
    Stanford University
    2013 to 2013
  • Specialities:
    Mining

Skills

Thin Films • Semiconductors • Characterization • Photolithography • Physics • Design of Experiments • Afm • Nanofabrication • Magnetics • Jmp • Nanotechnology • Semiconductor Fabrication • Semiconductor Device • Process Engineering • Electron Beam Lithography • Cvd • Spc • Mram • Experimental Physics • Nanomaterials • Device Characterization • Stt Mram • Matlab

Languages

English • Hindi • Sindhi

Industries

Semiconductors

Resumes

Kiran Thadani Photo 1

Process Engineer And Data Scientist

view source
Location:
1065 Rockefeller Dr, Sunnyvale, CA 94087
Industry:
Semiconductors
Work:
Apple
Process Engineer and Data Scientist

Applied Materials Jan 2012 - Feb 2015
Senior Process Engineer

Applied Materials Sep 2009 - Dec 2011
Process Engineer

Cornell University May 2004 - Aug 2009
Graduate Research Assistant, Department of Physics

Cornell University Aug 2003 - May 2004
Cornell University Graduate Fellow
Education:
Stanford University 2013 - 2013
Cornell University 2003 - 2009
Doctorates, Doctor of Philosophy, Physics
Cornell University 2003 - 2006
Master of Science, Masters, Physics
University of Pennsylvania 1999 - 2003
Bachelors, Bachelor of Arts, Bachelor of Science, Engineering, Physics
Delhi Public School - R.k. Puram 1993 - 1999
Skills:
Thin Films
Semiconductors
Characterization
Photolithography
Physics
Design of Experiments
Afm
Nanofabrication
Magnetics
Jmp
Nanotechnology
Semiconductor Fabrication
Semiconductor Device
Process Engineering
Electron Beam Lithography
Cvd
Spc
Mram
Experimental Physics
Nanomaterials
Device Characterization
Stt Mram
Matlab
Languages:
English
Hindi
Sindhi

Us Patents

  • High-Temperature Selective Dry Etch Having Reduced Post-Etch Solid Residue

    view source
  • US Patent:
    20110266252, Nov 3, 2011
  • Filed:
    Jul 20, 2010
  • Appl. No.:
    12/839651
  • Inventors:
    Kiran V. Thadani - Sunnyvale CA, US
    Jing Tang - Santa Clara CA, US
    Nitin Ingle - San Jose CA, US
    Dongqing Yang - San Jose CA, US
  • Assignee:
    Applied Materials, Inc. - Santa Clara CA
  • International Classification:
    H05K 3/00
    C23F 1/02
  • US Classification:
    216 17, 216 67
  • Abstract:
    Methods of dry etching silicon-containing dielectric films are described. The methods include maintaining a relatively high temperature of the dielectric films while etching in order to achieve reduced solid residue on the etched surface. Partially or completely avoiding the accumulation of solid residue increases the etch rate.
  • Low Cost Flowable Dielectric Films

    view source
  • US Patent:
    20140073144, Mar 13, 2014
  • Filed:
    Nov 5, 2012
  • Appl. No.:
    13/668657
  • Inventors:
    Abhijit Basu Mallick - Palo Alto CA, US
    Nitin K. Ingle - San Jose CA, US
    Brian Underwood - Santa Clara CA, US
    Kiran V. Thadani - Sunnyvale CA, US
    Xiaolin Chen - San Ramon CA, US
    Abhishek Dube - Belmont CA, US
    Jingmei Liang - San Jose CA, US
  • International Classification:
    H01L 21/02
  • US Classification:
    438793, 438778
  • Abstract:
    A method of forming a dielectric layer is described. The method deposits a silicon-containing film by chemical vapor deposition using a local plasma. The silicon-containing film is flowable during deposition at low substrate temperature. A silicon precursor (e.g. a silylamine, higher order silane or halogenated silane) is delivered to the substrate processing region and excited in a local plasma. A second plasma vapor or gas is combined with the silicon precursor in the substrate processing region and may include ammonia, nitrogen (N), argon, hydrogen (H) and/or oxygen (O). The equipment configurations disclosed herein in combination with these vapor/gas combinations have been found to result in flowable deposition at substrate temperatures below or about 200 C. when a local plasma is excited using relatively low power.
  • Fcvd Line Bending Resolution By Deposition Modulation

    view source
  • US Patent:
    20160181089, Jun 23, 2016
  • Filed:
    Nov 30, 2015
  • Appl. No.:
    14/954634
  • Inventors:
    - Santa Clara CA, US
    Kiran V. THADANI - Sunnyvale CA, US
    Jessica S. KACHIAN - Sunnyvale CA, US
    Nagarajan RAJAGOPALAN - Santa Clara CA, US
  • Assignee:
    Applied Materials, Inc. - Santa Clara CA
  • International Classification:
    H01L 21/02
  • Abstract:
    A method of reducing line bending and surface roughness of a substrate with pillars includes forming a treated surface by treating a pillar-containing substrate with a radical. The radical may be silicon-based, nitrogen-based or oxygen-based. The method may include forming a dielectric film over the treated surface by reacting an organosilicon precursor and an oxygen precursor. The method may include curing the dielectric film at a temperature of about 150 C. or less. A method of reducing line bending and surface roughness of a substrate with pillars includes forming a dielectric film over a pillar-containing substrate by reacting an organosilicon precursor, an oxygen precursor, and a radical precursor. The method may include curing the dielectric film at a temperature of about 150 C. or less. The radical precursor may be selected from the group consisting of nitrogen-based radical precursor, oxygen-based radical precursor, and silicon-based radical precursor.
  • Integrated Cluster To Enable Next Generation Interconnect

    view source
  • US Patent:
    20160049331, Feb 18, 2016
  • Filed:
    Oct 27, 2015
  • Appl. No.:
    14/923957
  • Inventors:
    - Santa Clara CA, US
    Abhijit Basu MALLICK - Fremont CA, US
    Kiran V. THADANI - Sunnyvale CA, US
    Zhenjiang CUI - San Jose CA, US
  • International Classification:
    H01L 21/768
  • Abstract:
    Embodiments of the present invention generally relate to methods for forming a metal structure and passivation layers. In one embodiment, metal columns are formed on a substrate. The metal columns are doped with manganese, aluminum, zirconium, or hafnium. A dielectric material is deposited over and between the metal columns and then cured to form a passivation layer on vertical surfaces of the metal columns.
  • Low Temperature Cure Modulus Enhancement

    view source
  • US Patent:
    20150214039, Jul 30, 2015
  • Filed:
    Jan 6, 2015
  • Appl. No.:
    14/590624
  • Inventors:
    - Santa Clara CA, US
    Kiran V. THADANI - Sunnyvale CA, US
    Abhijit Basu MALLICK - Fremont CA, US
  • International Classification:
    H01L 21/02
  • Abstract:
    Implementations described herein generally relate to methods for dielectric gap-fill. In one implementation, a method of depositing a silicon oxide layer on a substrate is provided. The method comprises introducing a cyclic organic siloxane precursor and an aliphatic organic siloxane precursor into a deposition chamber, reacting the cyclic organic siloxane precursor and the aliphatic organic siloxane precursor with atomic oxygen to form the silicon oxide layer on a substrate positioned in the deposition chamber, wherein the substrate is maintained at a temperature between about 0 C. and about 200 C. as the silicon oxide layer is formed, wherein the silicon oxide layer is initially flowable following deposition, and wherein a ratio of a flow rate of the cyclic organic siloxane precursor to a flow rate of the aliphatic organic siloxane precursor is at least 2:1 and curing the deposited silicon oxide layer.
  • Carbon Dioxide And Carbon Monoxide Mediated Curing Of Low K Films To Increase Hardness And Modulus

    view source
  • US Patent:
    20150196933, Jul 16, 2015
  • Filed:
    Dec 17, 2014
  • Appl. No.:
    14/574101
  • Inventors:
    - Santa Clara CA, US
    Kiran V. THADANI - Sunnyvale CA, US
    Abhijit Basu MALLICK - Fremont CA, US
  • International Classification:
    B05D 3/06
    B05D 3/02
    B05D 3/04
  • Abstract:
    Embodiments of the invention generally relate to methods of curing a carbon/silicon-containing low k material. The methods generally include delivering a deposition precursor to the processing region, the deposition precursor comprising a carbon/silicon-containing precursor, forming a remote plasma in the presence of an oxygen containing precursor, delivering the activated oxygen containing precursor to the deposition precursor to deposit a carbon/silicon-containing low k material on the substrate and curing the carbon/silicon-containing low k material in the presence of a carbon oxide gas.
  • Integrated Cluster To Enable Next Generation Interconnect

    view source
  • US Patent:
    20140273430, Sep 18, 2014
  • Filed:
    Feb 13, 2014
  • Appl. No.:
    14/180098
  • Inventors:
    - Santa Clara CA, US
    Abhijit Basu Mallick - Fremont CA, US
    Kiran V. Thadani - Sunnyvale CA, US
    Zhenjiang Cui - San Jose CA, US
  • International Classification:
    H01L 21/768
    H01L 21/56
  • US Classification:
    438613
  • Abstract:
    Embodiments of the present invention generally relate to methods for forming a metal structure and passivation layers. In one embodiment, metal columns are formed on a substrate. The metal columns are doped with manganese, aluminum, zirconium, or hafnium. A dielectric material is deposited over and between the metal columns and then cured to form a passivation layer on vertical surfaces of the metal columns.
  • Low Refractive Index Coating Deposited By Remote Plasma Cvd

    view source
  • US Patent:
    20140091417, Apr 3, 2014
  • Filed:
    Sep 28, 2013
  • Appl. No.:
    14/040624
  • Inventors:
    - Santa Clara CA, US
    Martin SEAMONS - San Jose CA, US
    Kiran V. THADANI - Sunnyvale CA, US
    Abhijit MALLICK - Fremont CA, US
  • Assignee:
    Applied Materials, Inc. - Santa Clara CA
  • International Classification:
    C09D 5/00
    H01L 31/18
    H01L 31/0232
  • US Classification:
    257432, 10628728, 257431, 438 69
  • Abstract:
    A method of depositing a low refractive index coating on a photo-active feature on a substrate comprises forming a substrate having one or more photo-active features thereon and placing the substrate in a process zone. A deposition gas is energized in a remote gas energizer, the deposition gas comprising a fluorocarbon gas and an additive gas. The remotely energized deposition gas is flowed into the process zone to deposit a low refractive index coating on the substrate.

Facebook

Kiran Thadani Photo 2

Kiran Thadani

view source
Friends:
Umesh Mirpuri, Yash Rupani, Shabnam Thadani, Naina Sadhwani, Sameer Thadani
Kiran Thadani Photo 3

Kiran Thadani Jajda

view source
Friends:
Trupti Raskar, Tamanna Raj Thadani, Bijal Rathod, Poonam Malik, Neena Jain
Kiran Thadani Photo 4

Kiran Thadani

view source
Kiran Thadani Photo 5

Kiran Thadani

view source
Kiran Thadani.

Other Social Networks

Kiran Thadani Photo 6

Teacher's Forum Nursery ...

view source
Network:
Ning
... some related hymns,poems and sayings,songs on this topic.if u can please help me?i liked this site a lot and it has helped me a lot. from kiran thadani ...

Classmates

Kiran Thadani Photo 7

Kiran Thadani Palatine I...

view source
Kiran Thadani 2001 graduate of Palatine High School in Palatine, IL is on Classmates.com. See pictures, plan your class reunion and get caught up with Kiran and other high school ...
Kiran Thadani Photo 8

Palatine High School, Pal...

view source
Graduates:
Kiran Kiran Thadani (1997-2001),
Thomas West (1971-1975),
Julie Julie Rice (1974-1978),
Lisa Ryan (1977-1981),
Linda Nystrom (1961-1965)
Kiran Thadani Photo 9

Palatine High School, Pal...

view source
Graduates:
Merily Terras (1999-2003),
Kiran Thadani (1997-2001),
Debbie Lemien (1969-1973),
Jonathan Lowing (1993-1997),
Greg Sever (1967-1971)

Youtube

My practise session

  • Duration:
    28s

1 December 2020

  • Duration:
    1m 24s

SSDN 'Bulleya; Ki Jaana main kaun'

SSDN 'Bulleya; Ki Jaana main kaun'

  • Duration:
    3m 33s

6 2022

  • Duration:
    28s

Create Your World | Kiran Kamity | TEDxSarato...

Kiran Kamity is a serial silicon valley entrepreneur. He is currently ...

  • Duration:
    11m 30s

To Create is To Unite | Kiran Khalap | TEDxBa...

For Kiran Khalap, Pierre Teilhard de Chardin's definition is the mantr...

  • Duration:
    18m 23s

Get Report for Kiran V Thadani from Sunnyvale, CA, age ~43
Control profile