Kristen D Tucker

US Patent:

20090013206, Jan 8, 2009

Filed:

Jul 3, 2007

Appl. No.:

11/772908

Inventors:

Lawrence D. Curley - Round Rock TX, US
John M. Isakson - Austin TX, US
Arjen Mets - Sleepy Hollow NY, US
Travis W. Pouarz - Austin TX, US
Thomas E. Rosser - Austin TX, US
Kristen M. Tucker - Austin TX, US

International Classification:

G06F 1/14

US Classification:

713600

Abstract:

A method, system, and computer program product are provided for achieving timing closure in a clocked logic circuit. For each local clock buffer in a set of local clock buffers, a logic synthesis tool determines a clock control signal input from a set of clock control signal inputs that will drive a clock control signal to the local clock buffer at a target frequency such that a first timing constraint may be met. The operation performed by the logic synthesis tool forms a determined clock control signal input. Responsive to the logic synthesis tool determining the determined clock control signal input, the logic synthesis tool couples the local clock buffer to the determined clock control signal input that drives the clock control signal to the local clock buffer at the target frequency to achieve timing closure in the clocked logic circuit.