Michael A Kahn

US Patent:

7240143, Jul 3, 2007

Filed:

Dec 8, 2003

Appl. No.:

10/730748

Inventors:

Robert G. Scheffler - Windham NH, US
Michael A. Kahn - Hudson MA, US
Frank J. Stifter - Hampton Falls NH, US

Assignee:

Broadbus Technologies, Inc. - Boxborough MA

International Classification:

G06F 12/00

US Classification:

711 3, 711121, 711203

Abstract:

A low-latency storage memory system is built from multiple memory units such as high-density random access memory. Multiple access ports provide access to memory units and send the resultant data out interface ports. The memory units communicate with the access ports through an interconnected mesh to allow any access port to access any memory unit. An address virtualization mechanism using address translators allows any access port of the memory storage system to access requested data as abstract objects without regard for the physical memory unit that the data is located in, or the absolute memory addresses within that memory unit.

US Patent:

7924456, Apr 12, 2011

Filed:

Jan 12, 2007

Appl. No.:

11/652924

Inventors:

Michael A. Kahn - Hudson MA, US
Matthew G. Sargeant - Westford MA, US

Assignee:

Broadbus Technologies, Inc. - Boxborough MA

International Classification:

G06F 15/00
H04N 7/173

US Classification:

358 116, 725 93

Abstract:

An on-demand server system herein includes a memory controller that coordinates access to one or more flash-based memory devices. The flash devices store large amounts of video content that can be selectively viewed on-demand by each of multiple destinations over a respective network. In addition to having access to an array of flash memory devices, the memory controller has access to a corresponding read buffer and write buffer. Use of the read buffer and the write buffer enable the memory controller to switch between transferring data stored in the write buffer to the array of memory devices and transferring the data in the array of memory devices to the read buffer. The write buffer stores on-demand video content that can be selected for viewing by different users. The read buffer stores segments of the on-demand video content currently streamed to the users.

US Patent:

8144719, Mar 27, 2012

Filed:

Oct 25, 2005

Appl. No.:

11/258309

Inventors:

Catherine A. Yadlon - Townsend MA, US
Michael A. Kahn - Hudson MA, US

Assignee:

Broadbus Technologies, Inc. - Boxborough MA

International Classification:

H04L 12/28
H04L 12/54
G01R 31/08

US Classification:

370412, 370230, 370235, 370419, 370428

Abstract:

A system includes multiple input ports that forward received data (e. g. , data packets) to each of multiple queues. Data received at the input ports of the system can be somewhat random or “bursty” at times. That is, the input ports can receive data at a variable bit rate or unspecified bit rate from an internal system source or an external source such as an FTP (File Transfer Protocol) server or SCSI disk array. The queues output data at a constant bit rate. A two-dimensional scheduler associated with the system forces random inbound server traffic from the input ports to adhere to a QoS (Quality of Service) agreement such that the random nature of the inbound traffic does not negatively affect the deterministic guarantees of existing server traffic output from the queues. In other words, techniques herein ensure adherence to QoS requirements among the data flows, without overflowing the queues.

US Patent:

8145869, Mar 27, 2012

Filed:

Jan 12, 2007

Appl. No.:

11/652931

Inventors:

Matthew G. Sargeant - Westford MA, US
Michael A. Kahn - Hudson MA, US
Jason P. Colangelo - Lowell MA, US

Assignee:

Broadbus Technologies, Inc. - Boxborough MA

International Classification:

G06F 12/00

US Classification:

711168, 711E12044

Abstract:

A single data bus to a memory device can be split up into a number of data bus portions, each of which is managed by a different respective controller chip of multiple controller chips. During a memory access to a respective memory device, each of the multiple controller chips controls a different corresponding portion of the data bus to retrieve data from or store data to the memory device depending on whether the access is a read or write. To perform the data access, a synchronizer circuit (internal and/or external to the memory controller chips) synchronizes the multiple memory controller chips such that one of the memory controller chips drives the address bus and/or control signals to the memory device. After setting the address to the memory device, the memory controller chips either read data from or write data to the memory device based on the address.