Search

Sarah M Brandenberger

age ~61

from Boise, ID

Also known as:
  • Sarah Morris Brandenberger
  • Sarah Wolf
  • Sarah M Brandenberg
  • Sarah M Brandenberge
  • Sarah M Brandenburg
  • Sara H Wolf
Phone and address:
2577 Hampton St, Boise, ID 83704
(208)3210455

Sarah Brandenberger Phones & Addresses

  • 2577 Hampton St, Boise, ID 83704 • (208)3210455
  • 741 State St, Boise, ID 83712 • (208)3210455 • (208)3425118
  • Alameda, CA
  • Albuquerque, NM
  • Moscow, ID
  • 741 E State St, Boise, ID 83712

Work

  • Position:
    Handlers, Equipment Cleaners, Helpers, and Laborers Occupations

Education

  • Degree:
    High school graduate or higher

Resumes

Sarah Brandenberger Photo 1

Sr. Design Engineer Ssd At Micron Technology

view source
Position:
SR Hardware Design Engineer SSD at Micron Technology
Location:
Boise, Idaho Area
Industry:
Electrical/Electronic Manufacturing
Work:
Micron Technology - Boise, Idaho Area since Feb 2012
SR Hardware Design Engineer SSD

Hewlett-Packard - Boise 1990 - Feb 2012
R&D Electrical Engineer.

Hewlett-Packard - Boise, Idaho Area Dec 1988 - May 1990
Engineering Intern

Hewlett-Packard - Boise, ID Dec 1988 - May 1990
Failure Analysis/ Process Equipment Maintenance

Applied Materials - Santa Clara Dec 1988 - May 1990
Engineering Technician
Education:
University of Idaho 1994 - 1997
BSEE, Electrical Engineering
CNM formerly TVI 1986 - 1988
AS, Instrumentation and Control
Los Alamos High School
Skills:
ESD control
Control Panel Design
EMI
Touch Interfaces
LCD
Electrical Engineering
SSD
Debugging
FPGA
High-speed Digital Design
ASIC
Hardware
SPICE
Testing
R&D
Servo Control
Schematic Capture
Disk Drive
Matlab
Imaging Science
Unix Shell Scripting
VHDL
Verilog
Digital Imaging
Cadence
Synopsys tools
Scripting
Ksh
C++
Microcontrollers
Electronics
Hardware Architecture
Interests:
Digital imaging, Guidebook publishing business, Family, Genomic Ancestry, Hiking.
Honor & Awards:
PATENTS - IP • Inventor 20 patents including #7,418,661, #6,587,548, #7,210,077, #7,290,118 • Digital Makeup (Matlab) algorithm for removing/reducing wrinkles and blemishes in photographs used in photo software and cameras. • First inventor to apply for patent for digital imaging sharpening in cameras. • Patent Coordinator, reviewer and strategist. Working with patent attorneys to make decisions on inkjet/laserjet patent applications, fees and licensing possibilities.
Sarah Brandenberger Photo 2

Principal Engineer

view source
Location:
Boise, ID
Industry:
Electrical/Electronic Manufacturing
Work:
Western Digital
Principal Engineer

Marvell Semiconductor
Asic Dft Engineer

Micron Technology Feb 2012 - Mar 2019
Senior Hardware Design Engineer and Emi Engineer

Hewlett-Packard 1990 - Feb 2012
R and D Electrical Engineer

Hewlett-Packard Dec 1988 - May 1990
Failure Analysis and Process Equipment Maintenance
Education:
University of Idaho 1994 - 1997
Bachelors, Bachelor of Science In Electrical Engineering, Electrical Engineering
Los Alamos High School
Skills:
Hardware Architecture
Debugging
Fpga
Testing
Hardware
Schematic Capture
Asic
Electrical Engineering
R&D
Electronics
Control Panel Design
Usb
Verilog
Esd Control
Microcontrollers
Embedded Systems
Cadence
Ssd
Servo Control
Touch Interfaces
Lcd
Digital Imaging
Engineering
Spice
Matlab
Imaging Science
Synopsys Tools
Ksh
C++
Emi
High Speed Digital Design
Automation
Disk Drive
Unix Shell Scripting
Vhdl
Scripting
Field Programmable Gate Arrays
Application Specific Integrated Circuits
Research and Development
Computer Hardware
Interests:
Family
Kayaking
Guidebook Publishing Business
Hiking
Digital Imaging
Genomic Ancestry
Sarah Brandenberger Photo 3

Sarah Brandenberger

view source
Location:
Boise, ID
Industry:
Newspapers
Work:
Formet Industries Aug 2017 - Jun 2018
Associate

Churchill Logistics Jan 2016 - May 2017
Customer Service Representative and Warehouse Assistant and Office Administrator

Liberty Staffing Services Inc. May 2014 - Aug 2014
General Labourer

Sun Media Jul 2010 - May 2014
Reconciliation and Payment Processor
Education:
Trios College Business Technology Healthcare 2009 - 2010
Fanshawe College 2006 - 2007
Certifications:
The Canadian Payroll Association
Canadian Payroll Association: Payroll Compliance Practitioner

Us Patents

  • Storage And Retrieval For Resistance-Based Memory Devices

    view source
  • US Patent:
    6570782, May 27, 2003
  • Filed:
    Jan 16, 2002
  • Appl. No.:
    10/050668
  • Inventors:
    Sarah M. Brandenberger - Boise ID
    Peter J. Fricke - Corvallis OR
    Kenneth K. Smith - Boise ID
  • Assignee:
    Hewlett-Packard Development Company, L.P. - Houston TX
  • International Classification:
    G11C 1700
  • US Classification:
    365100, 365 97, 365158
  • Abstract:
    Methods for storing a bit sequence are provided. A representative method for storing a bit sequence includes converting a first bit sequence containing a first number of low-resistance bits into a second bit sequence containing a second number of low-resistance bits that is lower than the first number of low-resistance bits, and then storing the second bit sequence in a resistance-based memory device. Systems, computer-readable media, and other methods for storing and retrieving a bit sequence are also provided.
  • Method And System Of Using A Single Telephone Number For Multiple Services

    view source
  • US Patent:
    6587548, Jul 1, 2003
  • Filed:
    Jul 17, 2001
  • Appl. No.:
    09/908262
  • Inventors:
    Sarah M. Brandenberger - Boise ID
  • Assignee:
    Hewlett-Packard Development Co., L.P. - Houston TX
  • International Classification:
    H04M 1100
  • US Classification:
    379 9311, 37910015, 37914207, 379199, 379 9309
  • Abstract:
    A system is provided for connecting received calls, which may be voice or data calls having a common destination identifier associating the calls with a subscriber, to a selected at least one of one or more call options assigned to the subscriber. In one embodiment, the system includes a call detector, a voice call decoder, and a data call decoder. The call detector has an input for receiving the calls. It also has a first output and a second output. The detector provides a received call to the first output if it is a voice call and provides it to the second output if it is a data call. The voice call decoder has an input operably connected to the first output of the call detector for receiving the voice calls. It also has one or more outputs operably accessible to one or more voice call options for connecting the voice calls each to a selected at least one of the one or more voice call options. Likewise, the data call decoder has an input operably connected to the second output of the call detector for receiving the data calls.
  • Multiple Logical Bits Per Memory Cell In A Memory Device

    view source
  • US Patent:
    6625055, Sep 23, 2003
  • Filed:
    Apr 9, 2002
  • Appl. No.:
    10/120113
  • Inventors:
    Kenneth K. Smith - Boise ID
    Sarah M. Brandenberger - Boise ID
    Darrel R. Bloomquist - late of Meridan ID
    Kenneth J. Eldredge - Boise ID
    Andrew L. Van Brocklin - Corvalis OR
    Peter J. Fricke - Corvalis OR
  • Assignee:
    Hewlett-Packard Development Company, L.P. - Houston TX
  • International Classification:
    G11C 1100
  • US Classification:
    365148, 365100
  • Abstract:
    A read-only memory device is described having non-volatile memory cells that include a memory component connected between electrically conductive traces. A memory component is formed to include a resistor that indicates a resistance value when a potential is applied to a selected memory cell. The resistance value of a memory component in an individual memory cell corresponds to multiple logical bits. The resistance value of a memory component corresponding to a set of logical bits can be based on a thickness and/or an area of electrically resistive material that forms the memory component, and/or based on the geometric shape of the memory component, where different geometric shapes of the electrically resistive material have different resistance values that correspond to different sets of logical bits.
  • Direct Connect Solid-State Storage Device

    view source
  • US Patent:
    6665201, Dec 16, 2003
  • Filed:
    Jul 24, 2002
  • Appl. No.:
    10/202051
  • Inventors:
    Andrew M. Spencer - Eagle ID
    Thomas C. Anthony - Sunnyvale CA
    Colin A. Stobbs - Boise ID
    Sarah M. Brandenberger - Boise ID
    Steven C. Johnson - Eagle ID
  • Assignee:
    Hewlett-Packard Development Company, L.P. - Houston TX
  • International Classification:
    G11C 1908
  • US Classification:
    365 1, 365 66, 365158, 365173, 361728, 361730, 361752, 439 761, 439660, 705 2
  • Abstract:
    The present disclosure relates to a solid-state storage device. In one arrangement, the storage device comprises a memory device comprising one of an atomic resolution storage (ARS) device and a magnetic random access memory (MRAM) device, a controller, and an integral connector that is used to directly connect the storage device to another device.
  • Systems And Methods For Reducing The Effect Of Noise While Reading Data From Memory

    view source
  • US Patent:
    6678197, Jan 13, 2004
  • Filed:
    Oct 18, 2002
  • Appl. No.:
    10/273623
  • Inventors:
    Frederick A. Perner - Palo Alto CA
    Kenneth K. Smith - Boise ID
    David H. McIntyre - Boise ID
    Sarah M. Brandenberger - Boise ID
    Terrel R. Munden - Boise ID
    Robert Sesek - Meridian ID
  • Assignee:
    Hewlett-Packard Development Company, L.P. - Houston TX
  • International Classification:
    G11C 702
  • US Classification:
    365206, 365207, 36518901, 365158
  • Abstract:
    Systems and methods for reducing the effect of noise while reading data from memory, are provided. One system embodiment includes a memory cell that stores a first data; multiple sensing devices that receive the first data and provide a first set of outputs; and a voting system that evaluates the first set of outputs to determine whether one of the outputs of the first set is valid data from the memory cell. One method embodiment includes reading data in parallel that is stored in a memory cell to provide outputs; and evaluating the outputs to determine whether one of the outputs is valid data from the memory cell.
  • Magnetic Shielding For Mram Devices

    view source
  • US Patent:
    6724027, Apr 20, 2004
  • Filed:
    Apr 18, 2002
  • Appl. No.:
    10/125095
  • Inventors:
    Manoj K. Bhattacharyya - Cupertino CA
    Darrel Bloomquist - Meridian ID
    Anthony Peter Holden - Boise ID
    Sarah Morris Brandenberger - Boise ID
  • Assignee:
    Hewlett-Packard Development Company, L.P. - Houston TX
  • International Classification:
    H01L 2976
  • US Classification:
    257295, 257659, 257422, 257778, 438 3, 438421, 438431, 428332
  • Abstract:
    A magnetic random access memory module includes a magnetic memory array. A permeable metal layer extends over a first side of the magnetic memory array. An electrically insulating layer is disposed between the permeable metal layer and the magnetic memory array.
  • Minimizing Errors In A Magnetoresistive Solid-State Storage Device

    view source
  • US Patent:
    6762952, Jul 13, 2004
  • Filed:
    May 1, 2002
  • Appl. No.:
    10/138074
  • Inventors:
    Terrel R. Munden - Boise ID
    Sarah M. Brandenberger - Boise ID
  • Assignee:
    Hewlett-Packard Development Company, L.P. - Houston TX
  • International Classification:
    G11C 1100
  • US Classification:
    365158, 365171, 365200, 365201, 365209, 36523007, 365232, 3652435
  • Abstract:
    Exemplar embodiments are disclosed which allow errors in a magnetoresistive solid-state storage device, such as a magnetic random access memory (MRAM) device, to be minimized. An illustrative method includes the steps of identifying cells in the device which have a failure mode characterized by a propensity to remain in a particular orientation of magnetization, mapping the location of the identified cells, and compensating for the failure mode of a cell at a mapped location. Systems and computer readable media are also provided.
  • Magnetic Memory Equipped With A Read Control Circuit And An Output Control Circuit

    view source
  • US Patent:
    6829191, Dec 7, 2004
  • Filed:
    Dec 3, 2003
  • Appl. No.:
    10/726393
  • Inventors:
    Frederick A. Perner - Palo Alto CA
    Kenneth Kay Smith - Boise ID
    Sarah Morris Brandenberger - Boise ID
  • Assignee:
    Hewlett-Packard Development Company, L.P. - Houston TX
  • International Classification:
    G11C 700
  • US Classification:
    365220, 365233, 365221, 365236, 365194, 36518908, 36518912
  • Abstract:
    A magnetic memory is disclosed. In one embodiment, the magnetic memory includes first and second memory cells and a read controller coupled to the first and second memory cells. An output controller coupled to the read controller and to the first and second memory cells, wherein the output controller is configured to receive read data in parallel only from the first or second memory cells which have completed the current read operation regardless of whether both the first and second memory cells have completed the current read operation and convert the parallel data to serial data and shift the parallel data to an output in synchronism with the system clock signal.

Googleplus

Sarah Brandenberger Photo 4

Sarah Brandenberger

Myspace

Sarah Brandenberger Photo 5

BACK OFF i'm HORMAL!!! (s...

view source
Myspace profile for sarah brandenberger. Find friends, share photos, keep in touch with classmates, and meet new people on Myspace.
Sarah Brandenberger Photo 6

Sarah Brandenberger M...

view source
Displaying 1-3 of 3 users with the name sarah-brandenberger Sarah ...

Classmates

Sarah Brandenberger Photo 7

Sarah Brandenberger

view source
Schools:
Technical Vocational Institute Albuquerque NM 1986-1988
Community:
Sarah Grant, Anne Kelso, Vincent Warrior, Karen Johnson
Sarah Brandenberger Photo 8

Technical Vocational Inst...

view source
Graduates:
Sarah Brandenberger (1986-1988),
Kristen Turner (1994-1997)
Sarah Brandenberger Photo 9

Lexington Catholic High S...

view source
Graduates:
Mary Jane Remus (1964-1966),
Marythe Fernandez (1982-1984),
Sarah Brandenberger (1979-1982),
Diane Barkman (1957-1961)
Sarah Brandenberger Photo 10

University of Idaho, Mosc...

view source
Graduates:
Sarah Brandenberger (1994-1996)
Sarah Brandenberger Photo 11

Los Alamos High School, L...

view source
Graduates:
Kristina Nash (1986-1990),
Cheryl Lindahl (1970-1974),
William Gregory (1973-1977),
Sarah Brandenberger (1978-1982),
Wesley Spears (1969-1973)

Facebook

Sarah Brandenberger Photo 12

Sarah Brandenberger

view source
Friends:
Jamie Furtado, Kathleen Lara, Stepheny Evenson, Travis Thompson, Nicole Guidos
Sarah Brandenberger Photo 13

Rahel Sarah Brandenberger

view source
Friends:
Andrea Truffer, Ylenia Ciullo, Valrie Girod, Marlen Zulliger, Samuel Glausen

Get Report for Sarah M Brandenberger from Boise, ID, age ~61
Control profile