A system and method for detecting a phase and a frequency and an arrival-time difference between two signals ( and ) that minimizes delay and jitter, and has stable operation even when the two signals ( and ) are essentially identical. The system includes two single-ended charge-pump (), phase-frequency detection (PFD) circuits (). The first PFD is stable when a reference signal, supplied to a polarity determining flip-flop, leads the signal to be synchronized. A second, complementary, PFD circuit is stable, but has an inverted polarity output, when the signal to be synchronized, supplied to a polarity determining flip-flop, leads the reference signal. A polarity-selection logic-circuit () ensures that the first activated PFD controls the polarity a single-ended charge pump () for a time-period determined by the delay between the activation of the polarity determining and non-polarity determining flip-flops of the selected PFD.
Positive logic circuits, systems and methods using MOSFETs operated in a depletion-mode, including electrostatic discharge protection circuits (ESD), non-inverting latches and buffers, and one-to-three transistor static random access memory cells. These novel circuits supplement enhancement-mode MOSFET technology and are also intended to improve the reliability of the complementary metal-oxide-semiconductor (CMOS) integrated circuit (IC) products.
Positive logic circuits, systems and methods using MOSFETs operated in a depletion-mode, including electrostatic discharge protection circuits (ESD), non-inverting latches and buffers, and one-to-three transistor static random access memory cells. These novel circuits supplement enhancement-mode MOSFET technology and are also intended to improve the reliability of the complementary metal-oxide-semiconductor (CMOS) integrated circuit (IC) products.
Data Clock Recovery System Using Digital Arrival-Time Detector
This patent disclosure presents circuits, systems and methods to extract the clock signal from a data stream. This new invention is far better than the current technologies in the range of frequency locking and tracking. Since the new data clock recovery system is built by digital circuits only, it can be implemented inside an IC easily. This invention is especially helpful for high speed data communication products since the clock can be recovered at full data rate.
Non-Linear Feedback Control Loops As Spread Spectrum Clock Generator
This patent disclosure presents circuits, systems and methods to spread a clock signal to produce a random spreading for the clock signal that offers the maximum possible power density reduction for the spurious radiations generated from the clock signal and its harmonics. These new inventions utilize a non-linear feedback control loop to assist in generation of the spread spectrum clock and result in electronic products that can pass the FCC requirements for spurious radiations generated by the clock signal and its harmonics without utilizing expensive shielding and other EMI suppression methods.
This patent disclosure presents circuits, systems and methods to produce a stable signal from a reference signal source. These new inventions are far better than the current technologies to provide a stable signal with less phase noises. This new invention also provides a new approach to analyze the feedback control loop without using the traditional feedback control theory.
Spread Spectrum Clock Generator Using Arrival Locked Loop Technology
A new technique using arrival locked loop technology to produce a spread spectrum clock signal with random frequency modulation and with precise variable frequency spread is presented. The arrival locked loop includes three modules, the arrival comparator with a precise spread control, the loop filter and the VCO. An arrival locked loop is made unstable and oscillates at a certain frequency to produce a low frequency modulation signal on the final error correction output to spread the high frequency output signal from VCO in frequency. The period of frequency spread in each cycle of the low frequency modulation signal also increases by a small random amount of time cycle after cycle until the period of frequency spread becomes so long that cycle-slip is produced to the punctual signal at the input of arrival comparator to reset the period of frequency spread to a small amount.
This patent disclosure presents circuits, system, and method to produce an ideal memory cell and a method to produce a perfect PN junction without undesirable junction voltage and leakage current. These new inventions finally perfect the art to produce PN junction diode sixty years after PN junction diode was invented and the technology to produce an indestructible nonvolatile memory cell that is fast and small.
Dr. Lin graduated from the Chung Shan Med And Dental Coll, Taiching, Taiwan in 1976. He works in Mountain View, CA and specializes in Pediatrics and Neonatal-Perinatal Medicine. Dr. Lin is affiliated with El Camino Hospital and OConnor Hospital.
2012 to 2000 Freelance Senior Handbag Accessory DesignerSOULCRAFT SOURCING & PURCHASING Guangxi, China Apr 2007 to Jul 2012 International Sourcing and Purchasing ManagerTOMMY HILFIGER HANDBAGS & SMALL GOODS, INC. New York, NY May 2005 to Aug 2005 Head Senior Accessory Designer for Womens and Mens Handbags and Small GoodsPEPE JEANS by M. LONDON INC New York, NY Jan 2005 to May 2005 Senior Accessory Designer For Handbags and Small GoodsCATINI BAGS, INC.- SUBDIVISION of LEE & MAN HOLDINGS New York, NY Dec 2003 to Jan 2005 Senior Accessory Designer For Handbags and Small GoodTHE BETESH GROUP- MITZI INTL. New York, NY Jul 2003 to Dec 2003 Accessory Designer for Handbags and Small Goods
Education:
Parsons School of Design New York, NY 1989 to 1993 BFA in Fashion Design