Eric Y Leung

US Patent:

6393028, May 21, 2002

Filed:

Feb 25, 1999

Appl. No.:

09/257512

Inventors:

Eric Tsin-Ho Leung - San Jose CA

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

H04L 1254

US Classification:

370412, 370429, 370413

Abstract:

A multiport data communication system for switching data packets between ports comprising a plurality of receive ports for receiving data packets, a memory storing the received data packets, and a plurality of transmit ports each having a transmit queue. Logic circuitry for each transmit port controls reading of a data packet from memory, provides a control signal indicating an end of reading the data packet from the memory, decides whether a length of the read data packet is to increase, decrease, or remain the same, controls writing the read data packet to a corresponding transmit queue in accordance with the decision, and provides a signal indicating an end of writing the data packet to the transmit queue. To generate the end of reading of the data packet from memory, the logic circuitry determines a number of read operations necessary to read the data packet, corresponding to read address data from the memory, counts each read operation, and provides the signal indicating an end of reading the data packet from the memory when the counted read operations are equal to the number of determined read operations. To generate the end of writing the data packet to the transmit queue, the logic circuitry determines a number of write operations necessary to write the data packet which is modified/unmodified in accordance with decision as to whether a length of the read data packet is to increase, decrease, or remain the same, counts each write operation, and provides the signal indicating an end of writing the data packet to the transmit queue when the counted write operations are equal to the number of determined write operations.

US Patent:

6442137, Aug 27, 2002

Filed:

May 24, 1999

Appl. No.:

09/317143

Inventors:

Ching Yu - Santa Clara CA
Xiaohua Zhuang - Santa Clara CA
Bahadir Erimli - Campbell CA
John M. Chiang - San Jose CA
Shashank Merchant - Sunnyvale CA
Robert Williams - Cupertino CA
Edward Yang - San Jose CA
Chandan Egbert - San Jose CA
Vallath Nandakumar - Campbell CA
Ian Lam - Daly City CA
Eric Tsin-Ho Leung - San Jose CA

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

H04L 522

US Classification:

370232, 370468, 370229, 370429, 710310, 710311

Abstract:

A network switch having switch ports for full-duplex communication of data packets with respective network nodes according to Ethernet (IEEE 802. 3) protocol that allocates a prescribed number of external memory bandwidth slots between high data rate ports based on the compared amount of network traffic on the respective ports. A scheduler within an external memory interface initially assigns memory access slots to the respective high data rate ports according to a prescribed sequence. If the scheduler subsequently detects that the network data traffic on a port having less slots is higher than the traffic on a port having more slots, the slots are swapped between the high data rate ports. Additionally, a clock multiplexer in one of the high data rate ports adjusts the data rate of the port dependent upon the number of slots assigned to that port. The swapping of bandwidth slots between the high data rate ports along with the adjustment of the port clock rate enables the efficient use of limited memory bandwidth resources.

US Patent:

6466580, Oct 15, 2002

Filed:

Feb 23, 1999

Appl. No.:

09/255707

Inventors:

Eric Tsin-Ho Leung - San Jose CA

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

H04L 1228

US Classification:

370412, 37039542, 3703957

Abstract:

A multiport data communication system for switching data packets between ports includes a plurality of receive ports for receiving data packets, a plurality of transmit ports for transmitting data packets, circuitry deciding whether each received data packet is one of high priority and low priority, and a memory for storing each received data packet. A memory location designator is provided for each data packet indicating where the corresponding data packet is stored in the memory and a plurality of queuing devices corresponding to the plurality of transmit ports queue the memory location designators. Each queuing device has a high priority queue queuing memory location designators corresponding to data packets of high priority to be retrieved from the memory an transmitted by the respective transmit port and a low priority queue queuing memory location designators corresponding to data packets of low priority to be retrieved from the memory and transmitted by the respective transmit port. Transferring circuitry transfers the data packets from the memory to a transmit queue corresponding to each respective transmit port and includes logic circuitry corresponding to each transmit queue. The logic circuitry determines whether the low priority queue of a respective queuing device has a memory location designator for a data packet to be retrieved from the memory and sent to the corresponding transmit queue only when the high priority queue of the respective queuing device is empty of memory location designators.

US Patent:

6490280, Dec 3, 2002

Filed:

Mar 31, 1999

Appl. No.:

09/281975

Inventors:

Eric Tsin-Ho Leung - San Jose CA

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

H04L 1254

US Classification:

370392, 370428

Abstract:

A multiport data communication system for switching data packets between ports comprising a plurality of receive ports for receiving data packets, a memory storing the received data packets, and a plurality of transmit ports each having a transmit queue. Logic circuitry for each transmit port controls reading from memory data corresponding to each data packet to be transmitted from the respective transmit port, reassembling the data read from the memory, and writing the reassembled data to the corresponding transmit queue. A monitoring circuit monitors the received data packets prior to storing them in the memory and determines whether a respective data packet should have the VLAN tag inserted/stripped/modified and/or the Device ID inserted/stripped. Reassembling the data includes inserting/stripping/modifying a VLAN tag and/or inserting/stripping a Device ID into the data read from the memory in accordance with a result of the determination of the monitoring circuit prior to writing the reassembled data into the corresponding transmit queue.

US Patent:

6501734, Dec 31, 2002

Filed:

May 24, 1999

Appl. No.:

09/317150

Inventors:

Ching Yu - Santa Clara CA
Xiaohua Zhuang - Santa Clara CA
Bahadir Erimli - Campbell CA
John M. Chiang - San Jose CA
Shashank Merchant - Sunnyvale CA
Robert Williams - Cupertino CA
Edward Yang - San Jose CA
Chandan Egbert - San Jose CA
Vallath Nandakumar - Campbell CA
Ian Lam - Daly City CA
Eric Tsin-Ho Leung - San Jose CA

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

H04J 116

US Classification:

370236, 370230, 370235, 370237

Abstract:

A network switch having switch ports for full-duplex communication of data packets with respective network nodes according to Ethernet (IEEE 802. 3) protocol dynamically allocates external memory bandwidth slots between high data rate ports. An external memory interface determines if a high data rate port makes a request for a bandwidth slot and grants the request if made. The slot is taken from a selected group which is a subset of the total number of slots. If a request for the slot is not made, the external memory interface assigns the slot to another high data rate port. Lower data rate ports in the network switch are assigned fixed slots from those slots not from within the selected group of slots. The dynamic allocation of bandwidth slots between the high data rate port enables the efficient use of limited memory bandwidth resources.

US Patent:

6515990, Feb 4, 2003

Filed:

Mar 31, 1999

Appl. No.:

09/281900

Inventors:

Eric Tsin-Ho Leung - San Jose CA

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

H04L 1228

US Classification:

370389, 3703957

Abstract:

A multiport data communication system for switching data packets between ports having a memory storing received data packets and a plurality of ports for transmitting and receiving data packets. Each transmit port has a transmit queue storing data packets to be transmitted from the respective port. The system includes a plurality of output queues, each corresponding to a respective port and storing frame pointers that point to where the data packets are stored in the memory. A plurality of dequeuing logic circuitry is provided corresponding to the plurality of ports. Each dequeuing logic circuitry reads respective frame pointers from the plurality of queues, reads the respective data packets corresponding to the respective frame pointers from the memory, and writes each read data packet to the corresponding transmit queue. The operations of each dequeuing logic circuitry are carried out in a pipelined manner in order to fully utilize the bandwidth of the external memory and speed up the dequeuing process. Consequently, there is no idle time between completing of reading of one data packet from the memory and beginning of reading of a subsequent data packet from the memory or between completing writing of one data packet to the corresponding transmit queue and 4.

US Patent:

6574231, Jun 3, 2003

Filed:

May 21, 1999

Appl. No.:

09/316181

Inventors:

Eric Tsin-Ho Leung - San Jose CA

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

H04L 1228

US Classification:

370412, 3703955, 370392, 370397, 709209, 709205

Abstract:

A method and apparatus in a network switch port for providing queuing of data frames as they are transferred from a switch port to an external memory. Multiple buffers within the external memory used to store a single data frame are linked together by writing a next buffer location in each buffer header. Storing linking information within each buffer eliminates the need for a separate memory for storing all the buffer locations used to store a data frame, thereby reducing the complexity and cost of the network switch port.

US Patent:

6597693, Jul 22, 2003

Filed:

May 21, 1999

Appl. No.:

09/316182

Inventors:

Eric Tsin-Ho Leung - San Jose CA

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

H04L 1100

US Classification:

370386, 370229

Abstract:

A network switch arrangement and method for providing a common architecture for queuing and dequeuing of data frames as they are transferred from a switch port to an external memory and similarly retrieved from the external memory to the switch port, irrespective of the particular data rate of the port. Logic controlling the actual data path is partitioned from logic responding to port data rate information by providing a âhandshakingâ communication arrangement between the two logics independent of the data rate. Hence, scalability of the data path over a wide range of data rates may be achieved while maintaining a single, common logic architecture.